

F : 2

4: CHECK SHEET

		CIRCUI	CIRCUIT FEATURE	į.				INSPEC	TION ITE	NSPECTION ITEM AND RESULT	SULT
TECHNOLOGY	rechnology condition Model		PACKAGE	NAME PACKAGE THE NUMBER OF PINS	SCAN	BOUN DARY SCAN	RAM	NET LIST PATTERN CHECK CHECK	PATTERN CHECK	SCAN	TIMING
CM0S9HD	3.3V 65956E00 cmos_3.3V 65956E00	65956E00	DBT	420	USED	USED NOT-	NOT- USED	ERROR 0	ERROR 2	NOT- ERROR EXECUTED 0	ERROR 0

10015569 . 1 1 1 6 0 1

Fig. 3

6: INSPECTION ITEM DATABASE

EXECUTED RAM CHECK TEST TERMINAL CHECK EXECUTED EXECUTED EXECUTED EXECUTED EXECUTED EXECUTED TIMING CHECK BOUNDARY SCAN CHECK INSPECTION ITEM EXECUTED : EXECUTED SCAN CHECK EXECUTED EXECUTED PATTERN CHECK EXECUTED EXECUTED EXECUTED : NET LIST CHECK EXECUTED EXECUTED EXECUTED EXECUTED EXECUTED TEST BUS CONFIGURATION BAS I C CONFIGURATION USAGE OF THE BOUNDARY SCAN USAGE OF THE SCAN USAGE OF THE RAM CIRCUÍT FEATURE :

. 60 — LL

7:MODEL DEVELOPMENT HISTORY DATABASE

	T				 		1		T T		
								0	0	0	├
JRY	TIMING	ERROR 0	ERROR (ERROR 0	ERROR 0	ERROR 0	ERROR 0	ERROR (ERROR (ERROR (
	BOUNDARY SCANCHECK	NOT- TARGETED	NOT- TARGETED	NOT- TARGETED	ERROR 0	ERROR 0	NOT- TARGETED	NOT- TARGETED	NOT- TARGETED	NOT- TARGETED	
TION HIST	SCAN	NOT- EXECUTED	ERROR 0	ERROR 0	NOT- TARGETED	NOT- TARGETED	ERROR 0	ERROR 0	NOT- TARGETED	NOT- TARGETED	• •
INSPECTION ITEM ECXECUTION HISTORY	PATTERN CHECK	ERROR 2	ERROR 0	ERROR 0	.:						
	NET LIST CHECK	ERROR 0	ERROR 0	ERROR 0	EXCEPTED	ERROR 0	ERROR 0	ERROR 0	ERROR 0	ERROR 0	
	DATA	9/11	9/14	9/18	9/4	9/11	8/3	8/7	7/29	9/4	
	PHASE	ACCEPTED	RE-ACCEPTED 9/14	BACK ANNOTATION	ACCEPTED	BACK ANNOTATION	ACCEPTED	BACK ANNOTATION	ACCEPTED	BACK ANNOTATION	•
CIRCUIT FEATURE	PACKAGE :	TBG :			: N500		. A8SI		. GFP :		• •
	MODEL	6595 6E00			87543		12345		6562 4E99		
	CONDITION	cmos_3.3V			tt!_5V		tt!_3.3V		cmos_5V		• •
	TECHNOLOGY	СМОЅЭНD			CB7		CB8		CMOS6		
IDINFORMATION		AAA					AB		3C		







Fig. 6











Fig. 10







Fig. 12



LAYOUT DESIGNER

Fig. 13

